Chapter 2: Hardware Architecture and Models

Learning Objectives

The Cisco Catalyst 8000 Edge family is not a single product but a graduated lineup, deliberately tiered so that a network architect can match silicon to the size of the site. At the low end sits the 8200, built for small and medium branches. In the middle is the 8300, aimed at large, feature-rich branches and campus edges. At the top are the 8500 and 8500L, which are aggregation and headend platforms rather than branch routers at all. As you climb the family, CPU core count, memory ceiling, encrypted throughput, and interface speed all increase together.

Figure 2.1: Catalyst 8000 Edge family hierarchy by role

graph TD F["Catalyst 8000 Edge Family
(shared IOS XE + SD-WAN)"] F --> B["Branch routers"] F --> A["Aggregation / headend"] B --> M8200["8200 series
small/medium branch"] B --> M8300["8300 series
large branch / campus edge"] A --> M8500["8500 series
DC / colo headend"] M8200 --> M8200L["8200L
cost-optimized, 4-core"] M8200 --> M8200F["8200
full-power, 8-core"] M8300 --> M83001["8300-1N1S
8-core"] M8300 --> M83002["8300-2N2S
12-core"] M8500 --> M8500L["8500L
x86 + HW crypto"] M8500 --> M8500F["8500
QFP 3.0 ASIC"]

A useful analogy is the engine lineup of a single car model. The same chassis and dashboard (here, the Cisco IOS XE software and SD-WAN feature set) is offered with a four-cylinder, a six-cylinder, and a turbocharged V8. The driving experience feels familiar across all three, but the towing capacity, top speed, and price differ dramatically.

Section 1 — Pre-Quiz: Catalyst 8200 Hardware

A branch has a 300 Mbps broadband circuit and offloads all security inspection to a cloud SASE service. Why is the 8200L, rather than the full 8200, the architecturally appropriate choice here?

The 8200L has a dedicated forwarding ASIC that the 8200 lacks.
Its ~500 Mbps IPsec ceiling comfortably covers the circuit, and no on-box security cores are needed.
Only the 8200L supports a cellular backup module.
The 8200L provides more 10 GbE uplinks for the broadband circuit.

On the 8200, why does halving the CPU core count (8200 vs 8200L) directly reduce encrypted throughput?

Encryption is licensed per core, so fewer cores means a lower license tier.
There is no separate forwarding ASIC, so the same x86 cores do forwarding, crypto, and services.
The 8200L disables hardware crypto to save power.
Fewer cores force the router to use the slower SFP ports instead of copper.

What does the "4T" in the part number C8200-1N-4T denote?

Four NIM slots.
A 4-terabyte NVMe storage option.
Four fixed 1 GbE ports (two SFP plus two RJ-45).
Four-core CPU configuration.

On an 8200, what is the typical role of the single PIM slot?

Cellular WAN (4G/5G/LTE modem module).
A second route processor for redundancy.
A QuantumFlow Processor add-in card.
An SM-X service blade running a UCS-E server.

Which statement best captures the relationship between the 8200 and the 8200L?

They are different architectures using different forwarding silicon.
The 8200L is a 2RU chassis with more module slots than the 8200.
The same router with a smaller engine: half the cores and a smaller default memory/storage configuration.
The 8200L has more cores but less memory than the 8200.

Catalyst 8200 Hardware

Key Points

8200 and 8200L models

The Catalyst 8200 series is the entry point into the Catalyst 8000 Edge family, engineered for small and medium branch offices where the WAN is typically sub-gigabit and most heavy security processing is offloaded to the cloud. There are two members of the family: the C8200-1N-4T (the full-power model) and the C8200L-1N-4T, almost always referred to simply as the 8200L (the cost-optimized model).

The headline difference between the two is the processor and the memory it feeds. The C8200-1N-4T ships with an 8-core Intel x86 CPU, while the 8200L is built on a 4-core Intel x86 CPU. Those cores are general-purpose: on the 8200 there is no separate forwarding ASIC, so the same x86 silicon handles packet processing, encryption, and any on-box services or containers. Halving the core count, as the 8200L does, directly halves the budget available for all of that work.

Memory follows the same pattern. The C8200-1N-4T ships with 8 GB of DRAM, upgradeable to 16 GB or 32 GB. The 8200L ships with just 4 GB of DRAM, but can also be upgraded up to 32 GB. Both models carry 8 GB of onboard soldered flash. The 8200 includes a 16 GB M.2 module by default and scales up to 600 GB M.2 NVMe (configurations up to 2 TB are noted), whereas the 8200L ships with no default M.2 but accepts the same optional storage modules. That extra storage matters when running application-hosting containers locally.

The practical takeaway is that the 8200L is not a different architecture; it is the same router with a smaller engine and an empty trunk. You choose it when the branch is small, the WAN is slow, and security lives in the cloud rather than on the box.

Form factor and interfaces

Both 8200 models occupy a compact 1RU (one rack unit) form factor. The fixed interface set is identical on both: four 1-Gigabit Ethernet ports, delivered as two SFP ports plus two RJ-45 copper ports running 10/100/1000. The "4T" in C8200-1N-4T refers to these four fixed ports.

Beyond the fixed ports, expansion comes from two module bays:

This "4 fixed + 1 NIM + 1 PIM" layout is the signature of the 8200 family and a quick way to recognize it on a data sheet.

Figure 2.2: Catalyst 8200 chassis interface layout

flowchart LR subgraph Chassis["C8200-1N-4T / 8200L (1RU)"] direction TB subgraph Fixed["Fixed ports (4T)"] SFP["2 x SFP
1 GbE"] RJ["2 x RJ-45
10/100/1000"] end NIM["1 x NIM slot
(T1/E1, serial, Ethernet)"] PIM["1 x PIM slot
(4G/5G/LTE cellular)"] end

Performance and scale targets

Because the 8200 forwards and encrypts packets entirely on its general-purpose CPU, its throughput tracks core count. The C8200-1N-4T delivers up to roughly 1 Gbps of IPsec SD-WAN throughput, while the 8200L, with half the cores, delivers up to roughly 500 Mbps. For context, the related uCPE variant (C8200-UCPE-1N8) is rated for up to 1.85 Gbps routed but about 500 Mbps SD-WAN IPsec, illustrating how much encryption subtracts from raw routing capacity.

A worked example: a retail chain with 300 stores, each on a 300 Mbps broadband circuit with LTE backup, mandated to send all internet traffic to a cloud security service (SASE). The branch router only builds SD-WAN tunnels and steers traffic; it runs no heavy on-box firewall. The 8200L fits: its ~500 Mbps ceiling exceeds the 300 Mbps circuit, the PIM slot takes the LTE module, and the extra cores/storage of the full 8200 are unnecessary. If those stores instead needed an on-box security container and 700–900 Mbps of encrypted traffic, the 8-core C8200-1N-4T would be correct.

Key Takeaway: The 8200 family is a compact 1RU branch router with four fixed 1 GbE ports, one NIM slot, and one PIM slot for cellular. The 8200L is a cost-optimized version with half the cores (4 vs 8) and about half the encrypted throughput (~500 Mbps vs ~1 Gbps), best suited to small, cloud-secured branches.
Section 1 — Post-Quiz: Catalyst 8200 Hardware

A branch has a 300 Mbps broadband circuit and offloads all security inspection to a cloud SASE service. Why is the 8200L, rather than the full 8200, the architecturally appropriate choice here?

The 8200L has a dedicated forwarding ASIC that the 8200 lacks.
Its ~500 Mbps IPsec ceiling comfortably covers the circuit, and no on-box security cores are needed.
Only the 8200L supports a cellular backup module.
The 8200L provides more 10 GbE uplinks for the broadband circuit.

On the 8200, why does halving the CPU core count (8200 vs 8200L) directly reduce encrypted throughput?

Encryption is licensed per core, so fewer cores means a lower license tier.
There is no separate forwarding ASIC, so the same x86 cores do forwarding, crypto, and services.
The 8200L disables hardware crypto to save power.
Fewer cores force the router to use the slower SFP ports instead of copper.

What does the "4T" in the part number C8200-1N-4T denote?

Four NIM slots.
A 4-terabyte NVMe storage option.
Four fixed 1 GbE ports (two SFP plus two RJ-45).
Four-core CPU configuration.

On an 8200, what is the typical role of the single PIM slot?

Cellular WAN (4G/5G/LTE modem module).
A second route processor for redundancy.
A QuantumFlow Processor add-in card.
An SM-X service blade running a UCS-E server.

Which statement best captures the relationship between the 8200 and the 8200L?

They are different architectures using different forwarding silicon.
The 8200L is a 2RU chassis with more module slots than the 8200.
The same router with a smaller engine: half the cores and a smaller default memory/storage configuration.
The 8200L has more cores but less memory than the 8200.
Section 2 — Pre-Quiz: Catalyst 8300 Hardware

In the 8300 naming convention, what do "N" and "S" encode, so that 8300-2N2S means what?

N = NVMe drives, S = SFP ports; 2N2S = 2 drives + 2 SFP ports.
N = NIM slots, S = SM-X service-module slots; 2N2S = 2 NIM + 2 SM-X.
N = network processors, S = switch fabrics; 2N2S = 2 NPUs + 2 fabrics.
N = nodes, S = supervisors; 2N2S = 2 nodes + 2 supervisors.

What is the defining fixed-port upgrade the 8300 ("4T2X") has over the 8200 ("4T")?

Two additional NIM slots.
Two 40 GbE QSFP ports.
Two 10-Gigabit Ethernet SFP+ ports (the "2X").
A dedicated QuantumFlow Processor.

How does the 8300 differ in CPU between its two common branch variants?

1N1S has 8 cores; 2N2S steps up to 12 cores.
Both use the same 8-core CPU; only slot count differs.
1N1S uses a QFP ASIC; 2N2S uses x86.
1N1S has 12 cores; 2N2S has 8 cores.

A customer migrating from older ISR 4000 routers wants to reuse existing modules. What does the 8300 support, and what does it NOT?

It supports most legacy ISR 4000 NIMs, but does NOT use ASR 1000 SPA modules.
It supports ASR 1000 SPA modules but not any NIMs.
It supports only brand-new C-NIM modules; no legacy modules at all.
It supports all SPA and NIM modules from every prior platform.

What is the C-SM-NIM-ADPT, and why is it useful?

A cellular PIM that adds 5G to the 8300.
An SM-X-format carrier card that holds up to two NIMs in a single SM-X slot.
A QFP daughter card that adds ASIC crypto offload.
A memory expansion board that raises DRAM to 32 GB.

Catalyst 8300 Hardware

Key Points

8300 1N1S and 2N2S variants

The Catalyst 8300 series steps up to larger, high-performance branches and campus edges, keeping the same IOS XE experience while adding more cores, 10 GbE uplinks, and richer modularity. The two branch chassis you encounter most are the C8300-1N1S-4T2X (the 8300-1N1S) and the C8300-2N2S-4T2X (the 8300-2N2S). The naming directly encodes modular capacity: "N" stands for NIM slots and "S" stands for SM-X service-module slots. So the 1N1S has 1 NIM + 1 SM-X, and the 2N2S has 2 NIM + 2 SM-X.

The "4T2X" suffix describes the fixed ports, identical on both: four 1-Gigabit Ethernet copper ports (4T) plus two 10-Gigabit Ethernet SFP+ ports (2X). Those two 10G ports are the defining hardware upgrade over the 8200. The variants differ in compute: the 1N1S carries an 8-core x86 CPU; the 2N2S steps up to a 12-core x86 CPU.

NIM and SM-X module support

The 8300 accepts both new Catalyst 8000-class NIMs and most legacy ISR 4000 NIMs, protecting module investments for ISR migrations. The new C-NIM family adds MACsec (line-rate Layer 2 encryption) across the board:

C-NIM ModuleDescription
C-NIM-1X1-port 1/10G SFP/SFP+ WAN NIM with MACsec
C-NIM-2T2-port 100M/1G dual-mode RJ45/SFP WAN NIM with MACsec
C-NIM-1M1-port 1/2.5G RJ45 mGig WAN NIM with 90W PoE
C-NIM-4X4-port 1/10G SFP/SFP+ Layer 2/3 LAN/WAN switch NIM with MACsec
C-NIM-8T8-port 1G RJ45 Layer 2/3 LAN/WAN switch NIM with MACsec
C-NIM-8M8-port 100M/1/2.5G mGig RJ45 switch NIM with uPoE and MACsec

Cisco states the 8300 supports "all the NIM modules supported on the 4000 ISR models" with a few exceptions such as the NIM-1GE-CU-SFP. That legacy list includes serial/async modules (NIM-1T/2T/4T, NIM-16A/24A), ISDN BRI, T1/E1 multiflex trunks, voice and PVDM modules, and the NIM-ES2 Ethernet switch modules.

The SM-X slots accept service modules in the larger SM-X form factor. An SM-X module can host compute, switching, or specialized functions. Options include the SM-X-64A high-density async module, Cisco UCS-E M3 server blades (UCS-E160S-M3, UCS-E1120D-M3, UCS-E180D-M3) that put a small x86 server inside the router for branch compute, and the C-SM-NIM-ADPT carrier card, an SM-X-format adapter that holds up to two NIMs in a single SM-X slot. Importantly, the 8300 does not use ASR 1000 SPA modules and has no SPA slots.

8300 modular slot fill
C8300-2N2S-4T2X chassis Fixed ports 4 x 1GbE 2 x 10GbE NIM slot 1 NIM slot 2 SM-X slot 1 SM-X / PIM NIM C-NIM-1X NIM C-NIM-8T SM-X UCS-E server SM-X adpt holds 2 NIMs
The 8300-2N2S fills its 2 NIM and 2 SM-X slots; modules slide into place with a 0.15s stagger. The fixed-port block is always present.

Onboard crypto and CPU offload

The 8300 still uses general-purpose x86 cores rather than a dedicated forwarding ASIC, but it allocates those cores intelligently and uses hardware crypto acceleration to keep encryption from monopolizing the CPU. Cisco's published allocation for the 12-core 2N2S model is illustrative: 1 core for the control plane, 2 cores for I/O, 4 cores for packet processing, and 5 cores for services (SD-WAN security and third-party apps).

Figure 2.3: 8300-2N2S 12-core CPU allocation

flowchart LR CPU["12-core x86 CPU
(8300-2N2S)"] CPU --> Ctrl["1 core
Control plane"] CPU --> IO["2 cores
I/O"] CPU --> PP["4 cores
Packet processing"] CPU --> Svc["5 cores
Services
(SD-WAN security, apps)"]
8300-2N2S 12-core allocation buildup
12-core x86 CPU — allocation Control I/O Packet Services C1Control C2I/O C3I/O C4Packet C5Packet C6Packet C7Packet C8Services C9Services C10Services C11Services C12Services
Cores fill in by function with a 0.15s stagger: 1 control (orange), 2 I/O (green), 4 packet (blue), 5 services (purple) — 12 cores total.

This split is the key to understanding why the 8300 can run a rich feature set at multi-gigabit speed. By reserving a dedicated pool of cores for services and another for forwarding, the platform avoids the contention that limits the 8200, where every function shares the same small pool. The result is multi-gigabit SD-WAN/IPsec throughput while still hosting security and application workloads on-box.

Key Takeaway: The 8300 is a modular branch and campus-edge router whose name encodes its slots: 1N1S means 1 NIM + 1 SM-X, and 2N2S means 2 NIM + 2 SM-X. It adds two 10 GbE SFP+ uplinks, 8 to 12 x86 cores, a broad NIM/SM-X ecosystem (including legacy ISR 4000 modules), and a deliberate core-allocation scheme that delivers multi-gigabit encrypted throughput while still running on-box services.
Section 2 — Post-Quiz: Catalyst 8300 Hardware

In the 8300 naming convention, what do "N" and "S" encode, so that 8300-2N2S means what?

N = NVMe drives, S = SFP ports; 2N2S = 2 drives + 2 SFP ports.
N = NIM slots, S = SM-X service-module slots; 2N2S = 2 NIM + 2 SM-X.
N = network processors, S = switch fabrics; 2N2S = 2 NPUs + 2 fabrics.
N = nodes, S = supervisors; 2N2S = 2 nodes + 2 supervisors.

What is the defining fixed-port upgrade the 8300 ("4T2X") has over the 8200 ("4T")?

Two additional NIM slots.
Two 40 GbE QSFP ports.
Two 10-Gigabit Ethernet SFP+ ports (the "2X").
A dedicated QuantumFlow Processor.

How does the 8300 differ in CPU between its two common branch variants?

1N1S has 8 cores; 2N2S steps up to 12 cores.
Both use the same 8-core CPU; only slot count differs.
1N1S uses a QFP ASIC; 2N2S uses x86.
1N1S has 12 cores; 2N2S has 8 cores.

A customer migrating from older ISR 4000 routers wants to reuse existing modules. What does the 8300 support, and what does it NOT?

It supports most legacy ISR 4000 NIMs, but does NOT use ASR 1000 SPA modules.
It supports ASR 1000 SPA modules but not any NIMs.
It supports only brand-new C-NIM modules; no legacy modules at all.
It supports all SPA and NIM modules from every prior platform.

What is the C-SM-NIM-ADPT, and why is it useful?

A cellular PIM that adds 5G to the 8300.
An SM-X-format carrier card that holds up to two NIMs in a single SM-X slot.
A QFP daughter card that adds ASIC crypto offload.
A memory expansion board that raises DRAM to 32 GB.
Section 3 — Pre-Quiz: Catalyst 8500 Hardware

What fundamentally distinguishes the 8500/8500L from the 8200 and 8300?

They run a different operating system, not IOS XE.
They are aggregation/headend platforms that terminate tunnels from many branches, not branch routers.
They are smaller 1RU branch routers with fewer ports.
They have no encryption capability at all.

What is the single most important hardware distinction between the 8500 and the 8500L?

The 8500 is 1RU; the 8500L is 2RU.
The 8500 uses a QuantumFlow Processor (QFP 3.0) ASIC data plane; the 8500L uses an x86 data plane with hardware crypto.
The 8500 lacks SD-WAN support; the 8500L adds it.
The 8500L uses the QFP ASIC; the 8500 uses x86.

On a heavily loaded 8500 (QFP-based), which metric is the primary saturation indicator?

Route-processor CPU utilization, because it does the forwarding.
QFP utilization, because the ASIC is where forwarding actually happens.
DRAM usage, because forwarding is memory-bound.
PIM slot temperature.

Which PC analogy best captures the QFP-vs-x86 distinction in the 8500 family?

A solid-state drive (QFP) versus a hard disk (x86).
A discrete GPU (QFP) versus integrated graphics sharing the CPU (8500L x86 crypto).
More RAM (QFP) versus less RAM (x86).
A wired NIC (QFP) versus Wi-Fi (x86).

A global data-center hub needs 4 × 100G uplinks, thousands of IPsec tunnels, multi-tenant segmentation, and a full feature set. Which platform fits, and why?

The 8500L-8S4X, because its 8 × 1G + 4 × 10G ports are enough.
The 8500 (e.g., 8500-20X6C), because the QFP 3.0 handles the encrypted throughput and dense 10/25/40/100G ports without overloading the RP.
An 8300-2N2S, since 12 cores handle hundreds of Gbps.
An 8200, because it offloads to the cloud.

Catalyst 8500 Hardware

Key Points

8500 and 8500L aggregation models

The Catalyst 8500 and 8500L are a different class of device. Despite sharing Catalyst 8000 branding and IOS XE software, they are aggregation and headend platforms, designed to terminate the SD-WAN tunnels coming from hundreds or thousands of branch routers. Where the 8200 and 8300 are the cars in the parking lot, the 8500 is the toll plaza they converge on.

There are two tiers. The Catalyst 8500 (non-L) is the high-performance, modular tier for very high throughput and scale. The Catalyst 8500L is the compact, fixed, lower-cost tier for entry-level 1G/10G aggregation — "a lower-end version of the 8500," not a branch device. A representative 8500L, the 8500L-8S4X, is a fixed chassis with 8 × 1G SFP + 4 × 10G SFP+ ports and no modular slots. Higher-end models like the 8500-20X6C add far more density, including 10/25G and 40/100G interfaces for DC and colocation WAN edges.

QuantumFlow and x86 architectures

The single most important hardware distinction in the 8500 family is the data plane. The Catalyst 8500 uses Cisco's third-generation QuantumFlow Processor (QFP 3.0), a custom ASIC dedicated to the data plane. The QFP offloads packet forwarding, QoS, NAT, and VPN/crypto from the general-purpose CPU, leaving the route processor free to focus on control-plane work. This is the same architectural lineage as the venerable ASR 1000.

The Catalyst 8500L, by contrast, uses an x86-based architecture with hardware crypto accelerators rather than a discrete QFP. Its goal is the same software experience with a general-purpose CPU driving the data plane, trading peak performance for lower cost.

Figure 2.4: 8500 (QFP ASIC) vs 8500L (x86) data-plane architecture

flowchart LR subgraph C8500["Catalyst 8500"] RP1["Route processor
(control plane only)"] QFP["QFP 3.0 ASIC
forwarding, QoS, NAT, crypto"] RP1 -->|"offloads data plane"| QFP QFP --> Out1["Hundreds of Gbps
thousands of tunnels"] end subgraph C8500L["Catalyst 8500L"] CPU2["x86 CPU
control plane + forwarding"] HW["HW crypto accelerators"] CPU2 -->|"shares CPU cycles"| HW HW --> Out2["Tens of Gbps
hundreds of tunnels"] end
QFP ASIC fast path vs 8500L shared x86 path
Catalyst 8500 — dedicated QFP fast path Route proc control only (idle) QFP 3.0 ASIC in out Catalyst 8500L — shared x86 path x86 CPU (shared) control + forwarding + crypto + HW crypto assist in out
On the 8500 the packet rides a dedicated QFP fast path while the route processor stays idle. On the 8500L the same packet must queue through the shared x86 CPU, so it arrives later — the reason the 8500L hits limits earlier at high tunnel counts.

The dedicated ASIC versus shared x86 distinction is analogous to a graphics card versus integrated graphics. A discrete GPU (the QFP) does its specialized job at high speed without taxing the main CPU, while integrated graphics (the 8500L's x86 crypto) shares the main processor and competes for its cycles. The operational consequence: on an 8500, crypto runs on dedicated silicon, so control-plane CPU stays relatively idle even at high tunnel counts. On an 8500L, crypto competes for x86 cycles even with hardware assist, so you reach throughput and scaling limits earlier as you add tunnels, QoS, NAT, and firewall features. For the same licensed bandwidth tier, the 8500 sustains higher encrypted throughput and more tunnels at lower CPU than an 8500L.

This drives monitoring practice: on an 8500L you watch route-processor CPU closely, because it reflects both forwarding and control-plane health. On an 8500 the primary saturation indicator is QFP utilization, not route-processor CPU, because the ASIC is where the forwarding work happens.

High-throughput WAN aggregation

The 8500 family is positioned squarely for WAN aggregation, and the two tiers map cleanly onto two deployment scales. The 8500 targets high-performance SD-WAN aggregation for enterprise data centers, colocation facilities, and large campuses, with aggregate throughput in the hundreds-of-Gbps class and thousands of SD-WAN tunnels. The 8500L is positioned as an entry-level 1G/10G aggregation router for regional hubs and large-branch aggregation, with throughput in the tens of Gbps.

Key Takeaway: The 8500 and 8500L are aggregation platforms, not branch routers. The 8500 uses a dedicated QuantumFlow Processor (QFP 3.0) ASIC that offloads forwarding and crypto for hundreds-of-Gbps, thousands-of-tunnel headends; the 8500L uses a cost-optimized x86 data plane with hardware crypto for entry-level 1G/10G regional aggregation in the tens of Gbps. For equal licensed bandwidth, the QFP-based 8500 always sustains more encrypted throughput at lower CPU than the 8500L.

Master comparison

Attribute8200L82008300-1N1S8300-2N2S8500L8500
RoleCost-opt small branchSmall/medium branchLarge branchLarge branch / campus edgeEntry 1G/10G aggregationHigh-perf DC/colo aggregation
Data planex86 (shared)x86 (shared)x86 (core-allocated)x86 (core-allocated)x86 + HW cryptoQFP 3.0 ASIC
CPU4-core x868-core x868-core x8612-core x86x86 (high core count)RP + QFP ASIC
Fixed ports4×1GbE4×1GbE4×1GbE + 2×10GbE4×1GbE + 2×10GbE8×1G + 4×10G10/25/40/100G
Module slots1 NIM + 1 PIM1 NIM + 1 PIM1 NIM + 1 SM-X2 NIM + 2 SM-XNone (fixed)High-density fixed
IPsec throughput~500 Mbps~1 GbpsMulti-GbpsMulti-GbpsTens of GbpsHundreds of Gbps
Section 3 — Post-Quiz: Catalyst 8500 Hardware

What fundamentally distinguishes the 8500/8500L from the 8200 and 8300?

They run a different operating system, not IOS XE.
They are aggregation/headend platforms that terminate tunnels from many branches, not branch routers.
They are smaller 1RU branch routers with fewer ports.
They have no encryption capability at all.

What is the single most important hardware distinction between the 8500 and the 8500L?

The 8500 is 1RU; the 8500L is 2RU.
The 8500 uses a QuantumFlow Processor (QFP 3.0) ASIC data plane; the 8500L uses an x86 data plane with hardware crypto.
The 8500 lacks SD-WAN support; the 8500L adds it.
The 8500L uses the QFP ASIC; the 8500 uses x86.

On a heavily loaded 8500 (QFP-based), which metric is the primary saturation indicator?

Route-processor CPU utilization, because it does the forwarding.
QFP utilization, because the ASIC is where forwarding actually happens.
DRAM usage, because forwarding is memory-bound.
PIM slot temperature.

Which PC analogy best captures the QFP-vs-x86 distinction in the 8500 family?

A solid-state drive (QFP) versus a hard disk (x86).
A discrete GPU (QFP) versus integrated graphics sharing the CPU (8500L x86 crypto).
More RAM (QFP) versus less RAM (x86).
A wired NIC (QFP) versus Wi-Fi (x86).

A global data-center hub needs 4 × 100G uplinks, thousands of IPsec tunnels, multi-tenant segmentation, and a full feature set. Which platform fits, and why?

The 8500L-8S4X, because its 8 × 1G + 4 × 10G ports are enough.
The 8500 (e.g., 8500-20X6C), because the QFP 3.0 handles the encrypted throughput and dense 10/25/40/100G ports without overloading the RP.
An 8300-2N2S, since 12 cores handle hundreds of Gbps.
An 8200, because it offloads to the cloud.

Your Progress

Answer Explanations